



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vriginia 22313-1450 www.uspto.gov

DATE MAILED: 04/09/2004

	•				
APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/931,574	08/16/2001		Rodrigo Cordero	S1022/8733	2206
23628	7590	04/09/2004		EXAMINER	
WOLF GR	EENFIEI	LD & SACKS, PC	MANOSKEY, JOSEPH D		
FEDERAL 1	RESERVE	PLAZA			- '
600 ATLANTIC AVENUE				ART UNIT	PAPER NUMBER
BOSTON, MA 02210-2211				2113	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 10/03)

		~ ·	PRe					
		Application No.	Applicant(s)					
Office Action Summary		09/931,574	CORDERO, RODRIGO					
		Examiner	Art Unit					
		Joseph Manoskey	2113					
Period f	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1)⊠	Responsive to communication(s) filed on 16 Ac	<u>ugust 2001</u> .						
2a)□	This action is FINAL . 2b)⊠ This	action is non-final.						
3)[Since this application is in condition for allowar	·						
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.					
Disposit	tion of Claims							
4)⊠	Claim(s) 1-12 is/are pending in the application.							
_	4a) Of the above claim(s) is/are withdrawn from consideration.							
· ·	Claim(s) is/are allowed.							
	Claim(s) 1-8 and 12 is/are rejected.							
	Claim(s) <u>9-11</u> is/are objected to.	a ala atia a sa a visa ma a at						
8)[]	Claim(s) are subject to restriction and/or	r election requirement.						
Applicat	tion Papers							
-	The specification is objected to by the Examine							
10)⊠	0)⊠ The drawing(s) filed on <u>26 December 2001</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
441	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority	under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachmer	nt(e)							
	ce of References Cited (PTO-892)	4) Interview Summary	y (PTO-413)					
2) D Notic	ce of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail D	ate					
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date <u>4 and 7</u> .	6) Other:	Patent Application (PTO-152)					

Page 2

Application/Control Number: 09/931,574

Art Unit: 2113

DETAILED ACTION

Specification

The following guidelines illustrate the preferred layout for the specification of a utility application. These guidelines are suggested for the applicant's use.

Arrangement of the Specification

As provided in 37 CFR 1.77(b), the specification of a utility application should include the following sections in order. Each of the lettered items should appear in upper case, without underlining or bold type, as a section heading. If no text follows the section heading, the phrase "Not Applicable" should follow the section heading:

- (a) TITLE OF THE INVENTION.
- (b) CROSS-REFERENCE TO RELATED APPLICATIONS.
- (c) STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT.
- (d) INCORPORATION-BY-REFERENCE OF MATERIAL SUBMITTED ON A COMPACT DISC (See 37 CFR 1.52(e)(5) and MPEP 608.05. Computer program listings (37 CFR 1.96(c)), "Sequence Listings" (37 CFR 1.821(c)), and tables having more than 50 pages of text are permitted to be submitted on compact discs.) or
 - REFERENCE TO A "MICROFICHE APPENDIX" (See MPEP § 608.05(a). "Microfiche Appendices" were accepted by the Office until March 1, 2001.)
- (e) BACKGROUND OF THE INVENTION.
 - (1) Field of the Invention.
 - (2) Description of Related Art including information disclosed under 37 CFR 1.97 and 1.98.
- (f) BRIEF SUMMARY OF THE INVENTION.
- (g) BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING(S).
- (h) DETAILED DESCRIPTION OF THE INVENTION.
- (i) CLAIM OR CLAIMS (commencing on a separate sheet).
- (j) ABSTRACT OF THE DISCLOSURE (commencing on a separate sheet).
- (k) SEQUENCE LISTING (See MPEP § 2424 and 37 CFR 1.821-1.825. A "Sequence Listing" is required on paper if the application discloses a nucleotide or amino acid sequence as defined in 37 CFR 1.821(a) and if the required "Sequence Listing" is not submitted as an electronic document on compact disc).

Art Unit: 2113

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Objections

2. Claims 9, 10, and 11 are objected to under 37 CFR 1.75(c) as being in improper form because a multiple dependent claim cannot depend from any other multiple dependent claim. See MPEP § 608.01(n). Accordingly, the claims 9, 10, and 11 have not been further treated on the merits.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-3 and 12 are rejected under 35 U.S.C. 102(b) as being anticipated by Higuchi et al., Japanese Patent JP 04292018 A, hereinafter referred to as "Higuchi".
- 5. An English abstract has been provided along with JP 04292018 A, references to these two documents will be collectively referred to as "Higuchi".
- 6. Referring to claim 1, Higuchi teaches a CRC circuit for checking errors based on polynomials, interpreted as mathematical functions (See Fig. 1 and 2, and abstract).

Application/Control Number: 09/931,574 Page 4

Art Unit: 2113

Higuchi discloses a circuit with an input stage that receives input data and feedback data (See Fig. 1 and 2). Also disclosed is a plurality of flip-flips, this is interpreted collectively as a register, to store data at input nodes and to selectively supply feedback to the input stage (See Fig. 1 and 2, and abstract). Higuchi teaches the circuit having selectors, also known as multiplexing circuitry, that for both routing the feedback to the data input and for connecting the error circuitry to perform variable CRC checks (See Fig. 1 and 2, and abstract).

- 7. Referring to claim 2, Higuchi teaches the register being composed of flip-flops, this is interpreted as a plurality of delay elements, each being capable of holding one bit (See Fig. 1 and 2, and abstract).
- 8. Referring to claim 3, Higuchi discloses a first data input node and a selectable input node at every flip-flop of the register (See Fig. 1 and 2).
- 9. Referring to claim 12, Higuchi teaches a circuit that provides the method of checking an inputted bits stream for errors using a CRC function (See abstract). An input stage receives the incoming bit stream. A plurality flip-flops form a register that receive a plurality of input signal that are can select to receive the input signal and generate a plurality of feedback signals (See Fig. 1 and 2). Higuchi also discloses the being able to connect the feedback signal to the input stage to perform an error check based on a CRC polynomial, which is interpreted as a mathematical function (See Fig. 1

Art Unit: 2113

and 2, and abstract). Higuchi finally teaches the CRC circuit being variable and thus can be rearranged to perform a second different CRC function (See abstract).

Claim Rejections - 35 USC § 103

- 10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 11. Claims 4-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Higuchi in view of Erickson et al., U.S. Patent 5,598,424, hereinafter referred to as "Erickson et al".
- 12. Referring to claim 4, Higuchi teaches all the limitations (See rejection of claim 3) including the multiplexing circuitry arranged to selectively connect an incoming data signal from the input stage to said data input nodes of the register (See Fig. 1 and 2, and abstract). Higuchi does not teach the multiplexing circuitry also inputting a zero signal to the data input node, however Higuchi does disclose the multiplexing circuitry selecting between output of the previous flip-flop and the input signal XORed with the output of the previous flip-flop. This arrangement provides the same result for the same purpose as the claimed arrangement. Erickson teaches error detection using polynomials. Erickson discloses multiplexing circuitry that selects between an input signal and a zero signal to be connected to the input signal of the register (See Fig. 6

Application/Control Number: 09/931,574 Page 6

Art Unit: 2113

and Col. 8, lines 54-60). It would have been obvious to one of ordinary skill in the art at the time of the invention to use the multiplexing circuitry of Erickson in place of the multiplexing circuitry Higuchi. This would have been obvious to one of ordinary skill in the art at the time of the invention to do this because the two circuits are functional the same providing same result for the same purpose.

- 13. Referring to claims 5-7, Higuchi and Erickson discloses all the limitations (See rejection of claims 1-4) including the multiplexing circuitry having combinatorial logic for combining the incoming data with a feedback signal from the register. Higuchi teaches the use of a XOR gate for combining the signals (See Fig. 1 and 2, and abstract). Higuchi teaches the combinatorial and multiplexing circuitry having two stages, one that controls the feedback to the initial data input and a second one that controls the input data going to the remainder of the flip-flops of the register (See Fig. 1 and 2, and abstract).
- 14. Referring to claim 8 Higuchi and Erickson teach all the limitations (See rejection of claim 7), including a multiplexor select signal that indicates the mathematical function to be used is being supplied to both stages. Higuchi teaches a decoder that has a select line to the multiplexors that is used to generate the CRC function (See Fig. 1 and 2, and abstract).

Conclusion

Application/Control Number: 09/931,574

Art Unit: 2113

15. The prior art made of record and not relied upon is considered pertinent to

applicant's disclosure. The following prior art are examples of closely relate error

checking circuitry.

U.S. Patent 5,768,296, to Langer et al.

U.S. Patent 5,555,516, to Zook

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph Manoskey whose telephone number is (703) 308-5466. The examiner can normally be reached on Mon.-Fri. (8am to 4:30pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (703) 305-9713. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JDM April 6, 2004 ROBERT BEAUSOLIEL
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Robert W. Sewsoh A.

Page 7